Jumper Belegung |
4P | | I/O-Adresse (Hi) |
4Q | | I/O-Adresse (Lo) (alle aus) |
5R | | Interrupt |
W1 | A-B | 16 Bit Port Adressierung |
W2 | T-W | BHEN Freigabe |
W3 | 1-2 | ungerade Parität |
W4 | H-K | 20 Bit Adressierung |
W5 | L-M | 20 Bit Adressierung (z.B.: PC-MX) |
| N-L | 24 Bit Adressierung (z.B.: MX2) |
W6 | X-Y | Bus-Freigabe nach einem DMA-Zyklus |
|
Legende |
|
Schalter offen |
|
Schalter geschlossen |
X |
Schalterstellung egal |
|
| |
| I/O Adresse (4P / Hi) |
DTC 86-1 Ctrl. |
1 | 0800 |
|
|
|
|
|
|
|
|
MX2 |
|
1 | 1500 |
|
|
|
|
|
|
|
|
MX500 |
|
|
S... |
8 |
7 |
6 |
5 |
4 |
3 |
2 |
1 |
|
Adr.-Bit |
F |
E |
D |
C |
B |
A |
9 |
8 |
|
| Interrupt (5R) |
DTC 86-1 Ctrl. |
1 |
|
|
|
|
|
|
|
|
|
MX2 |
|
1 |
|
|
|
|
|
|
|
|
|
MX500 |
|
|
IRQ* |
0 |
1 |
2 |
3 |
4 |
5 |
6 |
7 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|